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Energy-aware Fixed-Priority Multi-core
Scheduling for Real-time Systems
Yao Guo, Junyang Lu
Abstract—Multi-core processors are becoming more and more popular in embedded and real-time systems. While
fixed-priority scheduling with task-splitting in real-time systems are widely applied, current approaches have not
taken into consideration energy-aware aspects such as dynamic voltage/frequency scheduling (DVS). In this paper,
we propose two strategies to apply dynamic voltage scaling (DVS) to fixed-priority scheduling algorithms with task-
splitting for periodic real-time tasks on multi-core processors. The first strategy determines voltage scales for each
processor after scheduling (Static DVS), which ensures all tasks meet the timing requirements on synchronization.
The second strategy adaptively determines the frequency of each task before scheduling (Adaptive DVS) according to
the total utilization of task-set and number of cores available. The combination of frequency pre-allocation and task-
splitting makes it possible to maximize energy savings with DVS. Simulation results show that it is possible to achieve
significant energy savings with DVS while preserving the schedulability requirements of real-time schedulers for multi-
core processors.
Index Terms—Real-time systems, multi-core scheduling, dynamic voltage scaling (DVS), energy optimization.
✦
1 INTRODUCTION
Multi-core processors have been adopted not
only in high-performance servers and personal
computers, but also for embedded and real-
time systems. Many real-time scheduling algo-
rithms for multi-core processors have been pro-
posed in recent years, among which the semi-
partitioned fixed-priority multi-core schedul-
ing algorithms [2], [3] could achieve higher
utilization bound.
On the other hand, energy consumption is
critical for many battery-operated embedded
and real-time systems. However, although
techniques such as dynamic voltage/frequency
scaling (DVS) [4] have been available in most
modern processors, these energy-aware
aspects have not been considered in the
recently proposed semi-partitioned fixed-
priority multi-core scheduling algorithms with
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high utilization bound.
In order to understand the energy
implications of these semi-partitioned fixed-
priority multi-core scheduling algorithms,
this paper explores the possibility of
applying DVS to two recently proposed
semi-partitioned fixed-priority multi-core
scheduling algorithms: SPA2 [2] introduced
by Guan et al. and PDMS HPTS DS (PHD)
[3] introduced by Lakshmanan et al. Among
the two techniques, SPA2 could reach a
utilization bound of 69.3% and PHD 65%, both
considerably higher compared to the previous
approaches in priority-based multi-core
scheduling.
Because neither algorithm has considered
energy in their approaches, we introduce two
different methods to apply DVS to the above
two multi-core scheduling algorithms (SPA2
and PHD):
• Static DVS: We first develop an extended
DVS algorithm based on the traditional
DVS algorithm for fixed-priority scheduler
[5], and apply it after scheduling with task-
splitting to evaluate the schedulability and
energy savings. To be specific, we set the
maximal frequency for certain split sub-
2tasks, so that all the former sub-tasks could
finish before the latter ones release. This
ensures that the scheduling will meet the
timing requirements on synchronization
for split tasks.
• Adaptive DVS: We then propose a new al-
gorithm, which adaptively determines the
frequency of each task before scheduling
in order to achieve better performance on
both schedulability and energy consump-
tion. Adaptive DVS actually schedules the
tasks with prolonged execution time based
on DVS, while ensuring that all the tasks
meet the timing requirements after DVS.
Specifically, the frequency is determined
by the total utilization of task-set and the
number of cores available, pursuing the
maximal balance of tasks in each processor
and therefore getting considerably more
energy saving compared to the static DVS
approach.
In order to evaluate the two approaches
mentioned above, we developed a simulator
to compare their schedulability and energy
consumption with different configurations in-
cluding different total utilization and different
number of processor cores.
In terms of schedulability, PHD performs
much better than SPA2 when the utilization is
over 70% (Both algorithms can be one hundred
percent schedulable when the utilization is
below 65% due to their utilization bounds).
PHD can keep its schedulability at more than
90% when the utilization reaches 90%, while
SPA2 sharply decreases to zero.
When considering their energy consump-
tion, PHD with static DVS algorithm nearly
gets close to the worst case. PHD with adap-
tive DVS saves most energy because of its
equal distribution of tasks to every core avail-
able. Overall, the simulation results show that
PHD with adaptive DVS algorithm has demon-
strated lower energy consumption compared to
the other three strategies while maintaining the
good schedulability of PHD.
The main contribution of this paper is that
we explored the possibility of applying DVS
to semi-partitioned fixed-priority multi-core
scheduling algorithms. We have presented
two different approaches to apply DVS, and
simulation results shows that energy-aware
scheduling is achievable without affecting
the schedulability of two state-of-the-art
algorithms. To the best of our knowledge, this
is the first work considering energy-efficient
multi-core scheduling with task-splitting.
The rest of the paper is organized as fol-
lows: Section 2 introduces the background in-
formation and assumptions, as well as nota-
tions used in this paper. The proposed static
DVS and adaptive DVS algorithms are pre-
sented in Section 3 and 4 respectively. Sec-
tion 5 presents the experimental evaluation of
scheduling and DVS schemes. In Section 6,
we review the related work, which focuses
on multi-core scheduling for real-time system
and energy-aware approaches. We conclude the
paper with Section 7.
2 PRELIMINARIES
This section introduces the background infor-
mation and assumptions, as well as notations
used in this paper.
2.1 Task Model
We shall use the following notation
throughout this paper. We consider a task-set
{T1, T2, · · · , TN} comprising of N periodic
tasks. This task-set is assigned to M processor
cores. We use the classical (C, P,D) model to
represent the parameters of a task T , where C
represents the worst-case computation time at
maximal frequency fmax of each job of T , P
represents the period of T , and D is defined
as the deadline of each job of T relative to
job release time. For a task without split, its
deadline D equals to its period P . When it
comes to a subtask of a split task, its deadline
D is less than its period P , in order to set
aside time for other subtasks from the same
split task.
Tasks Ti : (Ci, Pi, Di) are ordered such that
i < j implies Di < Dj . Since our proposed
algorithms use deadline-monotonic scheduling
as the scheduling algorithm on each processor,
we can use the task indices to represent the
task priorities, i.e., i has higher priority than j
if and only if i < j. The utilization of each task
3i is defined as Ui = Ci/Pi. The total utilization
Utot is given by
N∑
i=1
Ui.
During scheduling, some tasks are split and
assigned to different processors. We call these
tasks split tasks, which are split into several
subtasks. For a split task Ti, T
k
i denotes the kth
subtask of Ti. We define the last subtask of Ti its
tail subtask, and other subtasks are called body
subtasks.
The subtasks of a split task need to be
synchronized to execute correctly, which means
that T k+1i cannot start execution until T
k
i is
finished. Therefore, the time for a subtask T ki
to execute is shorter than its period, in order
to share time with other subtasks from the
same split task. For a subtask T ki split from
task Ti, its deadline D
k
i satisfies the equation
Dki = Pi −
k−1∑
j=1
Rji , where R
k
i means the actual
time span of the subtask from its release to
completion.
2.2 Energy Model
For processors based on the CMOS technol-
ogy, the power consumption of each core P (f)
consists of two parts: dynamic power dissipa-
tion Pd(f) and static power dissipation Pind.
Dynamic power dissipation Pd(f) is given by:
Pd(f) = CefV
2
ddf , where Vdd is the supply volt-
age, Cef is the effective switching capacitance,
and f is the processor clock frequency. For
simplicity, processor frequency can be consid-
ered roughly linearly to the supply voltage:
f = k (Vdd−Vt)
2
Vdd
, where k is a constant and Vt
is the threshold voltage [6]. Thus, Pd(f) is
almost cubically related to f : Pd(f) ≈ Cef
f3
k2
.
Static power dissipation Pind is dominated by
the leakage current, and can be regarded as a
constant.
For simplicity of presentation, we assume the
power dissipation function as below:
P (f) = αf 3 + β (1)
where α and β are non-negative constants.
The total power consumption of a multi-
core processor is simply the sum of the power
TABLE 1
Frequency/voltage settings of the XScale
processor.
Frequency(MHz) 150 400 600 800 1000
Voltage(V) 0.75 1.0 1.3 1.6 1.8
dissipated in each core: Ptot =
M∑
i=1
Pi. For real-
time systems, because we can assume that
the processors are always running, the energy
consumption is actually proportional to power
dissipation in all cases.
Based on the frequency/power settings of
Intel processor XScale[7] in Table 1, we estimate
the parameters of power consumption model in
equation (1) as below:
P (f) = 1.52f 3 + 0.08 (2)
To eliminate the effect of leakage power
consumption, we introduce a critical speed
[8] as the minimal frequency that a processor
core can execute at. Based on the model in
equation (2), we can calculate that the critical
speed, as well as the minimal frequency fmin,
is 0.297GHz.
To model different processor frequencies, we
have simulated both continuously changed fre-
quencies among [fmin, fmax] (the ideal case) and
also a discrete frequency level model based on
an actual processor model (i.e., Intel XScale).
2.3 Scheduling Algorithms Studied
As mentioned earlier, this paper studies two
existing multi-core scheduling algorithms, on
which we will give a brief description respec-
tively.
2.3.1 SPA2
The algorithm SPA2 [2] could reach Liu &
Layland’s Utilization Bound [9] for task sets
without any constraints. It assigns tasks in in-
creasing order of priority, and each time selects
the processor with the minimal utilization to
assign. In order to ensure the schedulability
of task-set with heavy tasks, it first assigns
heavy tasks that satisfy a particular condition
so that the heavy tasks will not be split and the
execution sequence will be guaranteed.
42.3.2 PDMS HPTS DS
The algorithm PDMS HPTS DS (PHD) [3] has
a slightly lower utilization bound (65%) than
the algorithm SPA2 (69.3%). Based on our sim-
ulation results, PHD could achieve an average
schedulable utilization of 88%, which is consid-
erably higher than SPA2.
PHD assigns the tasks in decreasing order
of utilization, and assigns tasks to the next
processor only when the previous processor
could no longer hold more tasks. In order
to ensure the sequence rules of split task,
the algorithm only split the task with highest
priority of each processor so that the sub-
tasks of the split task could be completed in
sequence.
3 THE STATIC DVS APPROACH
Pillai and Shin have introduced a DVS algo-
rithm for fixed-priority schedulers [5], achiev-
ing energy savings by reducing the operating
frequency and voltage when remaining tasks
need less than the remaining time before the
next deadline. However, for scheduling with
task-splitting, one cannot reduce the frequency
freely, because the synchronous requirements
of split-tasks may be violated when postponing
the execution time of each subtask, as the
example shown in Fig. 1.
In order to achieve energy savings for
scheduling with task-splitting, we develop
a new static DVS algorithm based on the
previous work, which did not take task-
splitting into consideration. We reselect the
frequency when any of the tasks is released
or finishes. Before selecting frequencies, we
first examine whether the task/subtask is a
body subtask. If it is a body subtask, we it
under maximal frequency and reselect the
frequency when this subtask finishes, so
that the synchronous requirement is always
satisfied.
The detailed description of the static
DVS algorithm for scheduling with task-
splitting is shown in Algorithm 1. In function
available time until next time line(), the
time line represents either the release time or
deadline. So the function returns the smaller
one between the available time until the next
time
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Fig. 1. Synchronous Violation with Traditional
DVS
deadline and the available time until the next
release time.
We can prove that the above static DVS
algorithm will not violate any of the timing
requirements. The timing requirements can be
separated as two statements as below.
1) If a task set is schedulable under a
scheduling algorithm without DVS,
it could still be ensured that all the
tasks finish before their deadlines after
applying the static DVS algorithm.
2) The split task could satisfy the
synchronous requirements. That is,
it is guaranteed that the next sub-task
will be released after the previous one
finishes.
For the first statement, we take into consider-
ation the earliest time from now that may break
a deadline. This earliest time may be a task’s
deadline or a task’s release time which gains
the remaining cycles to execute and therefore
increasing the chance to violate a later dead-
line. While taking this earliest time as a bound
while selecting frequency, it is guaranteed that
all the deadlines can be met.
For the second statement, we notice that the
two algorithms [2] [3] we studied both satisfy
the following property: the body subtask al-
ways has the highest priority in its core, so
that they can complete for the next subtask
as soon as possible. The tail task only needs
to meet its deadline. So all we need to do
is allowing these body subtasks execute with
no latency compared to the original schedule
5ALGORITHM 1: Static DVS for Scheduling
with Task-Splitting
1: select frequency():
2: sm :=available time until next time line()
3: f := fmax ∗
∑
di/sm
4: upon task release(Ti):
5: C lefti := Ci
6: sm :=available time until next time line()
7: allocate cycles(sm)
8: if Ti is body subtask then
9: f := fmax
10: else
11: select frequency()
12: end if
13: task completion(Ti):
14: C lefti := 0
15: di := 0
16: select frequency()
17: during task execution(Ti):
18: decrement C lefti and di
19: allocate cycles(k):
20: for i := 1 to N do
21: if C lefti < k then
22: di := C lefti
23: k := k − C lefti
24: else
25: di := k
26: k := 0
27: end if
28: end for
without DVS. Executing the body subtask at
the maximal frequency can guarantee this.
On the other hand, the energy savings suffer
very little through our trade-off for split tasks.
We performed a simple simulation for schedul-
ing with eight cores, comparing the energy
consumption between traditional DVS and the
proposed static DVS algorithm for scheduling
with task-splitting. The simulation results are
shown in Fig. 2. It shows clearly that there are
only slight differences on energy consumption
between traditional DVS and the static DVS
algorithm. Actually, the energy consumption of
static DVS is 1.2% more than that of the tradi-
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Fig. 2. Energy consumption between traditional
DVS and our DVS
tional DVS approach on average. We believe
that such a small cost is acceptable in order to
meet the synchronization requirements for split
tasks.
The static DVS approach will be evaluated in
detail later in Section 5.
4 THE ADAPTIVE DVS APPROACH
To get the best results of DVS, we attempt
explore better algorithms to achieve more en-
ergy savings compared to the above static DVS
algorithm.
In this section, we first consider the po-
tential of energy optimization, and then pro-
pose a new DVS algorithm which adaptively
determines the frequency of each task before
scheduling (Adaptive DVS) that can save more
energy compared to the static DVS approach.
4.1 Energy Optimization
Given a task-set with periodic real-time tasks
and a processor with M cores, we need to
find a schedulable task-to-core assignment that
minimizes the energy consumption under DVS.
Thus, two conditions [10] must be satisfied:
1) The assignment must evenly divide the
total load Utot among all the cores.
2) In each core with total utilization S, the
frequency f must be constant and equal
to S.
That is, each processor must manage to
run under constant frequency f that satisfies
f/fmax = Utot/M , where fmax is the maximal
frequency a processor’s multiple supply
6TABLE 2
An example task-set
Ci Pi Ui
T1 3 5 0.6
T2 3 5 0.6
T3 4 10 0.4
voltages could provide. We call this frequency
the “ideal frequency”:
fideal = fmaxUtot/M
With frequency pre-allocation and task-
splitting, it is possible to get very close to the
minimal energy, as long as the assignment is
schedulable.
4.2 Motivating Example
Consider three tasks shown in table 2 to be exe-
cuted on a 2-core processor. We try to assign the
task-set with different algorithms and compute
the energy consumption on each processor.
4.2.1 SPA2
According to the algorithm description from
Guan et al. [2], the task-set is not schedulable
under SPA2, because the average utilization
for each processor exceeds Liu & Layland’s
Utilization Bound [9]:
(0.6+0.6+0.4)/2 > UtilizationBound(3) = 0.78.
4.2.2 PHD with Static DVS
With PHD, the task assignment is shown in
Fig. 3(a): The first processor is fully used, while
only 60% of the second processor is used. With
static DVS, based on the model in equation
(2), the energy consumption in 10 seconds of
the first core is E1 =
∑
tP (f) = 10P (1) =
10α+ 10β = 16. The energy consumption in 10
seconds of the second core is E2 =
∑
tP (f) =
3P (1) + 4P (0.5) + 3P (0.333) = 3.61α + 10β =
6.2872. Thus, the total energy is Estatic = E1 +
E2 = 22.2872.
4.2.3 PHD with Adaptive DVS
If we first decide the frequency f to be f =
Utot/M = 0.8, the utilization for each task could
be considered as (0.75, 0.75, 0.5), because of
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Fig. 3. Assignment for task-set in TABLE 2
the postponement of the execution. Then, we
adjust such data into the PHD algorithm. The
task assignment is shown in Fig. 3(b): Both
cores are fully used, and each core’s energy
consumption in 10 seconds is E1 = E2 =∑
tP (f) = 10P (0.8) = 5.12α + 10β = 8.5824.
Thus, the total energy is Eadaptive = E1 + E2 =
17.1648, which is obviously much less than the
previous result of 22.2872. Actually, in this case,
the strategy that deciding the frequency before
scheduling has satisfied the two conditions for
energy minimization mentioned above.
In the example above, we can see that adap-
tively deciding the frequency before scheduling
(Adaptive DVS) consumes much less energy
than directly assigning tasks in a depth-first
way (as PHD with static DVS does). At the
same time, PHD with adaptive DVS manages
to assign task-sets with larger total utilization
than SPA2.
4.3 Algorithm Description
Even though the two conditions for energy
minimization are usually hard to satisfy, we
could still try to achieve a result as close as
possible. Below are the detailed steps of the
proposed adaptive DVS algorithm.
Step 1. We try to set all the tasks’ execution
frequency to the same ideal level: f = fideal =
fmaxUtot/M .
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Fig. 4. Execution for task-set in TABLE 2
Step 2. Because some tasks may not execute
in such low frequency due to their relatively
high utilization, which might be greater than
f/fmax, we deal with the tasks in two different
ways: if a task Ti satisfies Ui > f/fmax, we set
its frequency fi as fmaxUi. Otherwise, we set its
frequency fi as f .
Step 3. After changing the frequency of each
task, we need to extend their execution time
accordingly. For convenience in the next step,
we regard the extended execution time as new
execution time, and store the original one.
Thus, for each task, Ci = Old Ci.
Step 4. We try the new task-set with the
scheduling algorithm (PHD for example). If
it is schedulable, we can decide the minimal
f that is schedulable for certain task-set and
processors. Otherwise, we need to gradually
increase the frequency f and repeat Step 2, 3,
4 until it is schedulable.
As a result, we could assign the tasks to
processors as balanced as possible and achieve
significant energy savings with the adaptive
DVS algorithm. Experiments in the next sec-
tion will show that such an algorithm could
maintain the good schedulability of PHD while
consuming much less energy.
The detailed description of the adaptive DVS
algorithm for scheduling with task-splitting is
shown in Algorithm 2.
ALGORITHM 2: Adaptive DVS for
Scheduling with Task-Splitting
1: for each f available among the range of
[fmaxUtot/M , fmax] do
2: for each i ∈ [1, N ] do
3: Old Ci := Ci
4: end for
5: for each i ∈ [1, N ] do
6: if Ui <= f/fmax then
7: fi := f
8: Ci := Cifmax/f
9: else
10: fi := fmaxUi
11: Ci := Pi
12: end if
13: end for
14: if Schedulable() = TRUE then
15: Done
16: else
17: for each i ∈ [1, N ] do
18: Ci := Old Ci
19: end for
20: end if
21: end for
5 SIMULATION
We have developed a simulator to evaluate
the schedulability and energy savings from dy-
namic voltage scaling in a multi-core real-time
system for both static DVS and adaptive DVS
approaches on the two scheduling algorithms
SPA2 and PHD.
5.1 Simulation Methodology
We developed a simulator for the operation
of hardware capable of voltage and frequency
scaling with real-time scheduling. This simula-
tor takes average utilization per core and num-
ber of cores as input, and calculates the schedu-
lability and energy consumption for each of
8Fig. 5. The working flow of our simulator.
the algorithms we have studied: SPA2 with
static DVS, PHD with static DVS, SPA2 with
adaptive DVS and PHD with adaptive DVS.
Figure 5 illustrates the outline of the simulator,
which consists of four components - task set
generator, scheduler of different algorithms,
frequency allocator under different time and
energy estimator.
The real-time tasks are specified using pairs
of (C, P ), indicating their worst-case computa-
tion time and period. The task-sets are gener-
ated as follows. Each task has an equal prob-
ability of having a period among [10, 20, 30,
40, 50, 60, 70, 80, 90, 100, 200, 300, 400, 500,
600, 700, 800, 900, 1000]. This simulates the
varied mix of short and long period tasks com-
monly found in real-time systems. The worst-
case computation time is uniformly distributed
over [0, P]. Finally, the last task computation
requirements are scaled by a constant chosen
such that the sum of the utilizations of the
tasks in the task-set reaches a desired value.
We simulate each task on platforms with 2, 4,
8 or 16 cores. For a fixed number of cores M ,
we varied average utilization per core among
[0.1, 0.2, · · · , 1.0].
5.2 Energy Calculation
To achieve an ideal effect from DVS, we first
assume that multiple supply voltages is con-
tinuous. That is, the processor could execute in
any frequency in range [fmin, fmax], where fmin
is the critical speed.
Then, for more practical purpose, we simu-
late the approaches under discrete voltages and
frequency. To model a real processor, we use
the frequency/power settings of Intel XScale
[7](as shown in Table 1) for discrete frequen-
cies.
Only energy consumed by the processor is
computed, and variations due to different types
of instructions executed are not taken into
account. With this simplification, the task ex-
ecution model can be reduced to counting
cycles of execution, and execution traces are
not needed. In particular, this does not consider
preemption and task switching overheads, or
the time required to switch operating frequency
or voltages. There is no loss of generality from
these simplifications. The preemption and task
switch overheads are the same with static DVS
or adaptive DVS, so they have no (or very little)
effect on relative energy consumption numbers.
5.3 Simulation Results
We performed simulations for the four
approaches, which include the two static DVS
approaches (PHD+Static DVS and SPA2+Static
DVS), and the two adaptive DVS approaches
(PHD+Adaptive DVS and SPA2+Adaptive
DVS). Each utilization and core number level
in the results corresponds to simulations of
10,000 task-sets. The results shown are average
numbers from 10,000 simulations.
5.3.1 Schedulability
Fig. 6 shows simulation results of schedula-
bility for all the approaches under continuous
frequencies/voltages. Schedulability stands for
the possibility that a task-set with specified
total utilization is schedulable to a specified
number of processors under an algorithm.
From Fig. 6, we can see clearly that all the
algorithms have a schedulability of 100% when
the average utilization is under 70%, which
corresponds to the utilization bound given by
the previous work – 65% for PHD and 69.3%
for SPA2. However, the two scheduling algo-
rithms show a remarkable difference when the
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Fig. 6. Schedulability simulation results (under continuous voltages/frequencies).
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Fig. 7. Schedulability simulation results (under discrete voltages/frequencies).
average utilization exceeds 70%. SPA2 does not
perform so well as its utilization bound, due to
its severe restrictions set by Liu & Layland’s
Utilization Bound [9] during scheduling. On
the contrary, PHD has a much better schedu-
lability at higher utilization because it fills
every processor as full as possible without un-
necessary restrictions. Of course, it is difficult
for either algorithm to schedule most of task-
sets when the total utilization equals to the
number of processors. So the schedulability of
almost all algorithms decreases to zero when
the average utilization reaches 100%.
In addition, we realize that the time when
we perform DVS (either static DVS or adap-
tive DVS) does not make much difference on
schedulability. After all, adaptive DVS will try
all the frequencies until it is schedulable or
the frequency becomes maximal as static DVS
does. So any task-set that is schedulable with
static DVS algorithms could be schedulable
with adaptive DVS algorithms as well. On
the other hand, adaptive DVS algorithms try
to reduce the frequency by prolonging the
time a task executes, so it is hard to find a
task-set schedulable with adaptive DVS while
unschedulable with static DVS, although it
does exist in rare instances. As a whole, the
schedulability of static DVS and adaptive DVS
are at approximately the same level, as shown
in the simulation results.
To model a real processor, we also simu-
late the algorithms with discrete voltages and
frequencies as the XScale processor mentioned
above. The results of schedulability are shown
in Fig. 7. The results show that the schedu-
lability under discrete voltages are almost the
same as the previous results under continuous
voltages. This is because the differences of
frequencies are not significant enough to affect
the schedulability statistics.
5.3.2 Energy
Fig. 8 shows the energy numbers for all the
approaches. The energy numbers in our results
are normalized to the energy consumed under
a processor’s maximal frequency.
From Fig. 8, we notice that when the average
utilization is close to 0, the energy numbers
of all the algorithms reduce to 0 as expected,
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Fig. 8. Energy simulation results (under continuous voltages/frequencies).
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Fig. 9. Energy simulation results (under discrete voltages/frequencies).
because there are few tasks to execute and DVS
just reduces the frequency to 0 to save energy
(of course this is the ideal case). When the aver-
age utilization comes to 100%, the normalized
energy numbers of all the algorithms reach 1,
because all the cores have to be full and keep
at maximal frequency as long as the task-set is
schedulable.
When the utilization gets close to about 50%,
PHD with static DVS gradually shows much
higher energy consumption compared to the
other three techniques. This is because PHD
greedily assigns tasks to as few processors
as possible and just keeps other cores idle,
while DVS could not take effect when a core
is completely full or empty. As a result, the
normalized energy of PHD with static DVS
always approximately equals to the average
utilization per core, showing an almost linear
relationship.
As to the other three algorithms, they have
different ways to schedule the tasks evenly to
all the processors, and therefore achieve a con-
siderable energy saving. The SPA2 algorithms
assign tasks in a width-first way. Adaptive DVS
algorithms increase all the tasks utilization as
high as possible, so that they have to fill all the
cores.
In all the cases, we found that PHD with
adaptive DVS achieves the most energy sav-
ings, while PHD with static DVS achieves the
least energy saving. For example, for the 8-
core case with 70% utlization, PHD with adap-
tive DVS reduces energy by 56.7%, compared
to only 32.7% savings for PHD with static
DVS. The benefits of the other two techniques
(SPA2 with static DVS and adaptive DVS) are
roughly 50%. The explanation to this is that
pre-allocation of frequencies and a depth-first
way assigning with task-splitting produce the
most balancing scheduling, thus taking most
advantages of all the cores.
In a more practical situation, we simulate the
algorithms with discrete voltages/frequencies
as the XScale processor mentioned above. The
results are shown in Fig. 9. The energy sav-
ings become smaller for all the algorithms
compared to the continuous voltage/frequency
case. It is because that the frequencies for a
processor to choose is much more restricted.
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Among the four algorithms, the energy savings
of PHD with static DVS decreases the least,
because it has been to the worst point un-
der continuous frequencies and could not get
worse. PHD with adaptive DVS remains to be
the best approaches, although the gap between
the best and worst technique also shrinks.
From the simulation results, we can see that
it is practical to apply energy-saving techniques
such as DVS to multi-core scheduling algo-
rithms with task-splitting. Although all the
four approaches we have studied could save
considerable energy consumption with DVS,
the PHD scheduling algorithm with adaptive
DVS shows both excellent schedulability and
energy savings among all the approaches.
6 RELATED WORK
Multi-core scheduling schemes for real-time
system can be classified into global and
partitioned approaches. In global scheduling,
all tasks are put in a global queue and each
processor selects from the queue the task
with the highest priority for execution. In
partitioned scheduling, each task is assigned
to a specific processor and each processor
fetches tasks for execution from its own queue.
It has been shown that each of these categories
has its own advantages and disadvantages
[11]. Global scheduling schemes can better
utilize the available processors, as illustrated
by PFair [12] and LLREF [13]. These schemes
appear to be best-suited for applications with
small working set sizes. On the other hand,
partitioned approaches are severely limited
by the low utilization bounds associated
with bin-packing problems. The advantage
of these schemes is their stronger processor
affinity, and hence they provide better average
response times for tasks with larger working
set sizes.
Global scheduling schemes based on rate-
monotonic scheduling (RMS) and earliest
deadline first (EDF) are known to suffer
from the so-called Dhall effect. When
heavyweight (high-utilization) tasks are
mixed with lightweight (low-utilization) tasks,
conventional real-time scheduling schemes
can yield arbitrarily low utilization bounds on
multiprocessors. By dividing the task-set into
heavy-weight and lightweight tasks, the RM-
US [14] algorithm achieves a utilization bound
of 33% for fixed-priority global scheduling.
These results have been improved with a
higher bound of 37.5% [15]. The global EDF
scheduling schemes have been shown to
possess a higher utilization bound of 50%
[16]. PFair scheduling algorithms based on
the notion of proportionate progress [17] can
achieve the optimal utilization bound of 100%.
Despite the superior performance of global
schemes, significant research has also been
devoted to partitioned schemes due to their
appeal for a significant class of applications,
and their scalability to massive multi-cores,
while exploiting cache affinity.
Partitioned multiprocessor scheduling
techniques have largely been restricted by
the underlying bin-packing problem. The
utilization bound of strictly partitioned
scheduling schemes is known to be 50%. This
optimal bound has been achieved for both
fixed-priority algorithms [18] and dynamic
priority algorithms based on EDF [19]. Most
modern multi-core processors provide some
level of data sharing through shared levels
of the memory hierarchy. Therefore, it could
be useful to split a bounded number of
tasks across processing cores to achieve
higher system utilization [20]. Partitioned
dynamic-priority scheduling schemes with
task splitting have been explored in this
context [21] [22]. Partitioned fix-priority
scheduling schemes with task-splitting are
also explored recently [3] [2]. Lakshmanan
et al.. [3] showed that the cache overheads
due to task-splitting can be expected to be
negligible on multi-core platforms. However,
few works have considered the problem of
energy consumption while scheduling with
task-splitting.
On the other hand, there are also many
works on energy-aware scheduling for
real-time system [10], [23], [24], [25]. It is
proved that DVS can achieve significant
energy savings. But none of the energy-
aware techniques have considered the task-
splitting strategies, which provides better
utilization on the available processors. In this
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paper, we focus on the energy aspects and
explore energy-aware partitioned fix-priority
scheduling schemes with task-splitting. Our
previous work [1] has shown preliminary and
promising results on this topic.
7 CONCLUSION
In this paper, we have explored the possibil-
ity of combining dynamic voltage (frequency)
scheduling with semi-partitioned fixed-priority
multi-core scheduling with task-splitting for
real-time systems. We proposed two differ-
ent techniques to apply the DVS algorithm to
multi-core scheduling approaches with task-
splitting features. The techniques proposed in-
clude performing DVS after scheduling (Static
DVS) and performing DVS before scheduling
(Adaptive DVS).
We simulated the proposed techniques under
different processor setups. Simulation results
show that it is possible to achieve significant
energy savings with DVS while preserving
the schedulability requirements of real-time
schedulers for multi-core processors.
There are several areas we would like to
explore in order to improve the current ap-
proach. First, we realize that the rounding of
frequency under real frequency settings may
lead to a waste of processer resources, and
in turn result in more energy consumption
and even weaker schedulability. Thus we will
explore the possibility that takes frequency
settings as conditions of energy optimization
in order to alleviate the loss on rounding fre-
quency. Secondly, at present we only evaluate
our DVS strategies on simulators, upon which
many factors could not be simulated precisely
compared to the real case. In future, we plan
to conduct our DVS strategies on real multi-
core processors to produce more accurate per-
formance and energy evaluation results.
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